



Capitolo 8: Memoria principale



Capitolo 8: Memoria principale



- Introduzione
- Avvicendamento dei processi (*swapping*)
- Allocazione contigua della memoria
- Paginazione
- Struttura della tabella delle pagine
- Segmentazione
- Un esempio: Pentium Intel






Obiettivi


- Descrizione dettagliata dei vari metodi di gestione della memoria.
- Analisi delle diverse tecniche di gestione della memoria, comprese paginazione e segmentazione.
- Descrizione di Intel Pentium, che supporta sia la segmentazione pura sia la segmentazione con paginazione.






Registri base e registri limite

- I registri **base** e **limite** definiscono lo spazio degli indirizzi logici







Fasi di elaborazione per un programma utente



Rilocazione dinamica tramite un registro di rilocazione




Schema di avvicendamento




Registri di rilocazione e limite




Architettura di paginazione




Modello di paginazione di memoria logica e memoria fisica








Esempio di paginazione



Memoria di 32 byte con pagine di 4 byte.



Frame liberi




Prima dell'allocazione


Dopo l'allocazione




Architettura di paginazione con TLB




Bit di validità (v) o non validità (i) in una tabella delle pagine




Esempio di condivisione in un ambiente paginato






Schema di una tabella delle pagine a due livelli





Schema di traduzione degli indirizzi



Schema di paginazione a tre livelli

Legenda


Outer page: **Pagina esterna**; Inner page: **Pagina interna**; Offset: **Scostamento**

outer page	inner page	offset
p_1	p_2	d
42	10	12


2nd outer page	outer page	inner page	offset
p_1	p_2	p_3	d
32	10	10	12




Tabella delle pagine di tipo hash






Architettura della tabella delle pagine invertita







Programma dal punto di vista dell'utente



Visione logica della segmentazione




spazio utente




spazio della memoria fisica




Architettura di segmentazione



Esempio di segmentazione







Traduzione degli indirizzi logici in indirizzi fisici in Pentium




Legenda

Page number: **Numero di pagina**; Page offset: **Scostamento di pagina**.


page number		page offset
p_1	p_2	d
10	10	12



Segmentazione in Pentium Intel




Paginazione nell'architettura Pentium




Indirizzo lineare di Linux

Un indirizzo lineare di Linux è composto da quattro parti:




Legenda:

global directory: **directory globale**; middle directory: **directory intermedia**; page table: **tabella delle pagine**; offset: **scostamento**



Paginazione a tre livelli di Linux



Fine del Capitolo 8

