### Memory Device Evolution Cassino May 2008



Maurizio Di Zenzo Applications Lab Mgr



### Agenda

- Random access memories
  - A quick comparison of technologies
  - Details of external memory technologies
    - Solutions for low-power and mobile applications
    - Solutions for high performance
- Nonvolatile memories
  - A quick comparison of technologies
  - Details of external memory options



Mav. 2008

### Random Access Memory Technologies

#### (Relative Comparison)

Technology	High-Speed SRAM	Low-Power SRAM	Embedded DRAM	External DRAM	Pseudo-Static RAM
Power					
Density					
Area					
Speed					
Other Features			Wide busses	High density	Medium density
Costs					



©2007 Micron Technology, Inc. All rights reserved.

#### Architecture of a DRAM Memory device





©2007 Micron Technology, Inc. All rights reserved.

May, 2008

#### **SDRAM** Architecture







©2007 Micron Technology, Inc. All rights reserved.

May, 2008

### Why Refresh?



Charge leaks away over time. If nothing is done, in about a quarter of a second (200-300 milli-seconds), capacitors that were storing ones will be storing zeros!



©2007 Micron Technology, Inc. All rights reserved.

#### **Comparison of DRAM Timings**









©2007 Micron Technology, Inc. All rights reserved.

May, 2008

### **Basic DDR Differences from SDR**

- Differential clock vs. single-ended clock
- Differential clock (crossing) more accurate than rising edge





©2007 Micron Technology, Inc. All rights reserved.

#### DDR DQS Strobe – READ/WRITE





©2007 Micron Technology, Inc. All rights reserved.

May, 2008

#### **Ideal Signal Waveforms**





©2007 Micron Technology, Inc. All rights reserved.

May, 2008

**Cassino University Lecture** 

10

#### What is Real?

• Digital View



#### Analog View





#### ©2007 Micron Technology, Inc. All rights reserved.

### **Basic DDR Differences from SDR**

- Bi-directional data strobe (DQS) added to data bus
  - Why a data strobe?
    - Compensates for temperature, voltage, and loading
  - Strobe travels with data
    - During a WRITE to the DRAM, memory controller generates strobe
      - Strobe occurs at beginning of data valid
    - During a READ from the DRAM, the DRAM generates the strobe
      - Strobe occurs at midpoint of data valid



Mav. 2008

### Major differences from DDR to DDR3

Feature/Option	DDR	DDR2	DDR3
Package	TSOP (66 pins)	FBGA only	FPGA 78-ball: x4, x8 FPGA 96-ball: x16
Voltage	2.5V 2.5V I/O	1.8V 1.8V I/O	1.5V
Densities	128Mb-1Gb	256Mb-2Gb	512Mb – 8Gb
Internal Banks	4	4 and 8	8
Prefetch (MIN WRITE Burst)	2	4	8
Speed (Data Pin)	200 MHz, 266 MHz, 333 MHz, and 400 MHz	400 MHz, 533 MHz, and 667 MHz	800, 1600 Mb/s
READ Latency	2, 2.5, 3 CLK	CL + AL CL = 3, 4, 5	CL + AL CL = 3, 4, 5
WRITE Latency	1 clock	READ latency – 1	AL + CWL CWL = 5,6,7,8



©2007 Micron Technology, Inc. All rights reserved.

### **DRAM** Technology Trends



RDRAM is a registered trademark of Rambus Inc. Source: Micron market research, iSuppli 03/05 May, 2008



©2007 Micron Technology, Inc. All rights reserved.

### Main Memory Voltages



- VDD is being reduced with each new technology
- I/O voltages are also being reduced
- Each decrease of VDD allows significant power reductions



©2007 Micron Technology, Inc. All rights reserved.

#### **Performance – What Does This Mean?**





©2007 Micron Technology, Inc. All rights reserved.

May, 2008

#### **Increasing DRAM Internal Prefetch**



Source: Micron Marketing 09/03 May, 2008

©2007 Micron Technology, Inc. All rights reserved.



### Maximum Bandwidth Comparison



©2007 Micron Technology, Inc. All rights reserved.



## Pricing Comparison by Technology





©2007 Micron Technology, Inc. All rights reserved.

May, 2008

### **Technology Price/Mb Comparison**





©2007 Micron Technology, Inc. All rights reserved.

May, 2008

## Low-Power, Mobile Solutions





#### Mobile Features What Distinguishes it from Std SDRAM?

- Lower Power Targets top four power issues (Supply and I/O Voltage, Self Refresh Current and Operating Current)
  - Typically 1.8V VDD and VDDQ option offered
  - TCSR Temperature Compensated Self Refresh
  - PASR Partial Array Self Refresh
  - Deep Power Down Feature
- Variable Drive Strength
- VFBGA Packaging Smaller Form Factor







©2007 Micron Technology, Inc. All rights reserved.

#### Mobile Features Temperature Compensated Self Refresh

- First generation Mobile SDRAM designs allow manual setting of TCSR through the EMR (Extended Mode Register)
- All new (and some improved) designs incorporate an on-chip temperature sensor to dynamically control the self refresh rate automatically
- JEDEC LP-DDR specification had TCSR as <u>optional</u> if an on-chip temp sensor is used, the EMR bits must be a "don't care" to allow backward compatibility



Mav. 2008

#### Mobile Features Partial Array Self Refresh

- Ability to refrersh only one part of the total array. Programmed through the EMR (extended mode register)
- JEDEC LP-DDR specification had PASR as optional
  - Full array, 1/2 array, 1/4 array, 1/8 array, 1/16 array
- Difficult to use this feature in the real application; most of the customers currently are not using it due to their inability to track where the data they require is exactly
- Most customers do request this feature to allow for future upgrades from their side



Mav. 2008

### Mobile Features Deep Power Down

- JEDEC LP-DDR specification shows Deep Power Down as a design requirement
  - Device must be in all banks idle state prior to entering DPD
  - All memory data is lost
  - DRAM must be fully re-initialized to ensure proper functionality LMR and EMR must be reloaded
- No customer usage currently known and no requests made to have this feature in future designs
  - Micron will continue to offer this feature to be fully JEDEC compliant



#### Mobile Features Variable Output Drive Strength

- Offers customers the option to use a lower drive strength for lighter system loads or point-to-point environments
- Programmed through the EMR (extended mode register) standard full and half drive settings
  - New series Mobile SDR/DDR SDRAM will include 1/4 and 1/8 drive setting in response to customer requests
- Customers are using this feature especially for the SDR parts that exhibit higher full drive strength than they required



### DDR Mobile SDRAM How Does it Differ From Std DDR?

- Design Differences
  - DLL Omitted from Design
    - Reduces power consumption
    - Minimizes the DRAM's ability to run at higher frequencies
      - currently specified to 200MHz CL=3 and is pushing the limits of the design – customers pushing for tighter tAC specifications
  - No external VREF internal to the DRAM design
  - Different initialization sequence required
  - Offered in x32 configuration
- Main Specification Differences
  - Lower IDD values Operating current and Self Refresh
  - Some variations in timing
    - Minimum speed specified on Std DDR, LP-DDR can run at very slow speeds
    - Much higher tAC (access time from CK/CK#)
  - No DLL

May, 2008



©2007 Micron Technology, Inc. All rights reserved.

### Mobile Memory Comparison

	PSRAM	LP-SDR	LP-DDR	LP-DDR2 (S4)
MAX frequency	133 MHz	166 MHz CL = 3	200 MHz CL = 3	533 MHz CL = 8
Data rate (0% interleaving, 1:1 R/W, 1 Byte/access)	26.6 MB/s @ 133 MHz	16.6 MB/s @ 166 MHz	19.0 MB/s @ 200 MHz	16.7 MB/s @ 533 MHz
Data rate (25% interleaving, 1:1 R/W, 1Byte-32Byte/access)	168.5 MB/s @ 133 MHz	120.7 MB/s @ 166 MHz (x16) 177.3 MB/s @ 166 MHz (x32)	269.0 MB/s @ 200 MHz (x16) 318.9 MB/s @ 200 MHz (x32)	310.0 MB/s @ 533 MHz (x32)
Data rate (85% interleaving, 1:1 R/W, 32 Byte/access)	212.8 MB/sec @ 133 MHz	167.2 MB/s @ 166 MHz (x16) 316.7 MB/s @ 166 MHz (x32)	684.5 MB/s @ 200 MHz (x16) 1196.3 MB/s @ 200 MHz (x32)	2061.1 MB/s @ 533 MHz (x32)
Bus width (per device)	x16	x16, x32	x16, x32	x16, x32
Density	4-128Mb	64-512Mb	64Mb-1Gb	1-8Gb
Banks	1	4	4	8
VDD/VDDQ	1.8V/3.3V	1.8V/1.8V	1.8V/1.8V 1.8V/1.2V* 1.2V/1.2V*	1.8V/1.2V/1.2V/1.2V**
Package	54-ball VFBGA	54-ball VFBGA (x16) 90-ball VFBGA (x32)	60-ball VFBGA (x16) 90-ball VFBGA (x32) 152-ball VFBGA PoP*	TBD-JEDEC
Functional pin Count (MAX density, MAX width)	Std (128Mb): 47 AD MUX (64Mb): 31	(512Mb-x32): 57	(1Gb-x32): 62	(8Gb-x32***): 59
Burst options	4, 8, 16, 32*	1, 2, 4, 8 page	2, 4, 8, 16*	4, 8, 16
		* Note: Not available for all densities; contact factory for availability     ** Note: LP-DDR2 has four supplies: VDD1/VDD2/VDDCA/VDDIO     *** Note: Pin count does not change with density for LP-DDR2 due to muxed cmd/addr bus		



©2007 Micron Technology, Inc. All rights reserved.

#### What is a PSRAM?

• Psuedo-SRAM's name comes from its similarity to SRAM; however, internally PSRAM is a DRAM—combining the best of both products



Synchronous access

Micron

©2007 Micron Technology, Inc. All rights reserved.

## **Architectural Comparison**

	CellularRAM <sup>®</sup> (PSRAM)	LP-SDRAM
Addressing	Broadside	Multiplexed
Refresh modes	Hidden	Auto/Self
Row size	2k	4k (128K device)
Interface optimized for?	Random access	Multibank access
Bank architecture	Single (1) bank	Multiple (4) banks
Density	4-128Mb	64–512Mb (SDR)
		64Mb-1Gb (DDR)
Voltage (Vcc/Vdd)	1.7-3.6V	1.8V
Voltage (Vccq/Vddq)	1.7-3.6V	1.8V
May. 2008	30	

©2007 Micron Technology, Inc. All rights reserved.



#### Why Use PSRAM instead of SRAM?

#### PSRAM can be used to replace sockets where SRAM has been traditionally used

#### Feature

- Smaller die size (6T vs. 1T/2T)
- Increased density offering

- Asynchronous interface
- Burst interface with variable latency
- FBGA and TSOP\* package
  - \* In design

May, 2008

#### Benefit

- Lower cost part
- Ability to increase complexity and performance of end design
  - Drop-in replacement
  - Increased throughput and performance
  - Small footprint for mobile applications



©2007 Micron Technology, Inc. All rights reserved.

- •
- $\rightarrow$

# Nonvolatile Technologies



### Nonvolatile Technologies

#### (Relative Comparison)

Technology	Fuse (OTP)	NOR	NAND	eMMC	MRAM	PCRAM
Power						
Density						
Speed read						
Speed write	NA					
Endurance			Requires block management			
Reliability			Requires ECC and block management			
Availability						Protos



©2007 Micron Technology, Inc. All rights reserved.

### Flash Memory Cell Comparison



• NAND Flash's small cell size enables high density and low cost



©2007 Micron Technology, Inc. All rights reserved.

## NAND vs. NOR: Basic Comparison

NAND	NOR
Advantages	Advantages
Fast writes	Random access
▶ Fast erases	Byte writes possible
Disadvantages	<ul> <li>Disadvantages</li> </ul>
Slow random access	Slow writes
Byte writes difficult	Slow erase
Applications	<ul> <li>Applications</li> </ul>
File (disk) applications	Replacement of EPROM
Any sequential data access	Execute directly from

nonvolatile memory



•

applications

Shadow for embedded

### NAND vs. NOR: Strengths and Weaknesses

Characteristic	NAND Flash (SLC) MT29F4G08A	NOR (Q-Flash®) MT28F128J3		
Random access read	<b>25µs (first byte)</b> 25ns each for remaining 2,111 bytes	0.12µs		
<b>Sustained read speed</b> (sector basis)	33 MB/s (x8)	20.5 MB/s (x8)		
Random write speed	~220µs/2,112 bytes	180µs/32 bytes		
<b>Sustained write speed</b> (sector basis)	19 MB/s	0.178 MB/s		
Erase block size	128KB	128KB		
Erase time per block (TYP)	2ms	750ms		
NAND Flash is ideal for file storage, such as data or image files. If code is stored, it must be shadowed to RAM first (as in a PC).				

©2007 Micron Technology, Inc. All rights reserved.

May, 2008

**Cassino University Lecture** 

cron

## MLC vs. SLC

Т

٦

Г

	MLC	SLC	
Features	Reliability of		
Bits per cell	2	1	SLC is 10 times
Voltage	3.3V	3.3V, 1.8V	better!
Data width (bits)	x8	x8, x16	
Architecture			
Number of planes	2	1 or 2	
Page size	2,112–4,314 bytes	2,112 bytes	
Pages per block	128	64	Performance of
Reliability			SIC ~3 times
NOP (partial page programming)	1	4	hetterl
ECC (per 512 bytes)	4+	1	
Endurance (ERASE/PROGRAM cycles)	~10K	~100K	
Array Operations			Cost promium
<sup>t</sup> R (Max)	50µs	25µs	cost premium
<sup>t</sup> PROG (TYP)	600–900µs	200–300µ\$	is only about
tBERS (TYP)	3ms	1.5–2ms	28
Relative price	1X	2X	
May, 2008	37		Micron

©2007 Micron Technology, Inc. All rights reserved.

### Another Option: eMMC (Managed NAND)

- The next logical step in the high-density NAND evolution for embedded applications
- Turns MLC NAND into a robust simple write/read memory
- Insulates the host from unnecessary details, including NAND block sizes, page sizes, planes, new features, process generation, MLC vs. SLC, wear leveling, and ECC requirements



Mav. 2008

### What is Managed NAND (eMMC)?

- Managed NAND combines the advantages of MLC NAND with a controller, which address all of the complexities of MLC (ECC, wear leveling, and block management)
- Provides MLC densities at close to MLC prices



Micron

©2007 Micron Technology, Inc. All rights reserved.

## What is eMMC (Managed NAND)



Technology and vendor dependent Technology and vendor independent



©2007 Micron Technology, Inc. All rights reserved.

May, 2008

### Summary

May, 2008

©2007 Micron Technology, Inc. All rights reserved.



